Verilog Tutorial: Introduction to Verilog

How to Simulate and Test SystemVerilog with ModelSim (SystemVerilog Tutorial #2)

cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design

1:4 Demultiplexer

Multiplexer (MUX) 2 X 1MUX Design

#8 Data flow modeling in verilog | explanation with logic circuit and verilog code

Verilog procedural descriptions with Icarus Verilog and VSCode/VSCodium

Verilog circuit design and test using Icarus Verilog + Gtkwave: voter circuit